Abstract. With the LCD controller of MIPI interfacewidely used in portable embedded systems, this paper combines MIPI technology and Altera's NIOS II soft core processorand completes the design of IP core for the LCD controller of MIPI interfacein FPGA. The IP core can be implemented image display with different resolutions without changing the code. After the RTL function level simulation, the LCD controller of MIPI interface can meet the requirements of the LCD controller timing. Experiments show that the IP core can be easily applied to the NIOS II embedded system as the core of various images displayed.
Introduction
With the continuous development of science and technology, the LCD display technology for MIPI interfaces becomes more sophisticated.Its outstanding merits have been favored by many industrial and military fields with small volume, light weight, low power consumption, low voltage, high information capacity, easy integration, high reliability and low radiation.
At present, the liquid crystal display is almost all VGA interfacein many industrial and military fieldand it isalready difficult forVGA display interface to meet the needs of industrial and military fieldsto achieve high definitionand small size. Therefore, considering the design of IP Core for the LCD controller of MIPI interface [4] , it not only shortens the product development cycle, but also reduces the cost.
In this paper, with reference to other documents on the basis of relevant, we design the IP core for the LCD controllerof MIPI interface based on NIOS II which can be configured to the LCD controller of MIPI interface, which can not only achieve accurate timing under the LCD controllerof MIPI interface of driver functional, but can also be achievedmore standard high-resolution display without changes in the existing code. The purpose is to make the interface of the mobile phone such as camera, display interface, radio frequency and baseband interface in order to reduce the complexity of mobile phone design and increase the design flexibility.The advantage is lower power consumption, higher data transmission rate, smaller PCB space [3] , and specifically for the optimization of mobile devices, therefore，it is more suitable for mobile phones and smart tablet connection.
Working principle of the LCD controller
The LCD controller which is based on the SOPC system Avalon bus [4] and the core works need to have a memory to store the display data.After the core software configuration, the memory is not required to participate in the core, and theLCD controller alone operates and takes the initiative to apply for operating the system bus.Display data transmission can be operatedon the basis of the use right of the system.The LCD controller which is an Avalon Bus-Master module is connected to the Avalon bus for display data which is removed from the FIFO memory. Valid data is displayed on LCDscreen,after data, control signals, and clock signals are sent to the LCD screen. e IP core is simulation, r is full, the r timing. n in Fig. 9 as the input data. 
